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NOMENCLATURE
H
IGH-VOLTAGE direct current (HVdc) grids employing the modular multilevel converters (MMCs) are considered to be one of the effective solutions for transferring the fluctuating renewable source energies over long distances through overhead transmission lines or cables [1] - [3] . A major challenge to the development of future HVdc grids is the countermeasures against dc-side short-circuit fault [4] . The dc line impedance is much smaller than the ac line impedance; hence, dc faults cause very large rate of rising of the fault currents.
The hybrid dc circuit breaker (DCCB) can provide an effective solution to deal with dc faults [5] . However, high capital cost, large volume, and weight are the main drawbacks of the current DCCBs [6] . Reduction of the interrupting current of DCCBs can contribute to reducing the total amount of energy dissipation in DCCBs, which, in turn, to decrease the size and weight of DCCBs.
For the purpose of reducing the interruption current, the intrinsic dc-side smoothing reactors are often installed at both ends of the dc transmission lines. However, the reactance cannot be too large, otherwise the construction cost will increase and the dynamic characteristics of the HVdc will be deteriorated [7] . Hence, there is a need of dc fault current limiters (FCLs) which are only activated when the dc fault current approaches a preset value without affecting the normal operation of HVdc grids.
FCLs can be classified into four categories. 1) Superconducting FCLs [8] , [9] : They utilize the zero-resistance characteristic and full diamagnetic resistance of the superconducting materials, which shows low impedance when the HVdc grid operates in the normal state and turns into high impedance rapidly when a short-circuit fault occurs [8] . However, due to the high cost of the superconducting technology, it takes long time for them coming to real HVdc systems. 2) Solid-state FCLs [10] , [11] : They use pure power electronic devices as switches; thus, can operate within a very short period of time once the fault is detected. However, due to the limited voltage and current ratings of the individual device, the solid-state FCLs (SSFCLs) usually need hundreds of such devices, which bring large ON-state losses, and thus not widely employed in the HVdc systems. This drawback is very similar to the solid-state DCCBs [12] , [13] . 3) Mechanical FCLs [14] : The FCLs use fast mechanical switch to break the normal current path at the zero-crossing of the ac currents and the current limiting impedance is connected to the short-circuit loop to limit the rate of rising of the fault current. In HVdc systems, similar to the mechanical DCCBs, the mechanical FCLs also need LC resonance circuit to create a zero-crossing of the dc current. Although the world's first mechanical DCCB has been installed in a 160-kV HVdc link in China Southern Grid (CSG) [15] , its applicability in higher dc voltage system, such as 500 kV, is not yet proved. Therefore, due to the technical challenge when creating the zero-crossing, the mechanical FCLs will encounter large difficulties in HVdc system. 4) Hybrid FCLs: Unlike the hybrid DCCBs, there are very few references focusing on the hybrid FCLs. In [16] , a hybrid DCCB with current limiting capability is proposed, which is essentially a reciprocating DCCB.
In the case of a temporary dc fault, it can work as an FCL without interrupting the dc fault currents. However, the current limiting mode of the DCCB in [16] can be only used in medium voltage range and not suitable for HVdc system. In [17] , a hybrid DCCB that uses fast thyristors to achieve the purpose of fault interruption is proposed. The DCCB structure takes full use of the thyristors and capacitors to transfer the fault currents between adjacent branches; therefore, minimized number of insulated gate bipolar transistor (IGBTs) is used and the overall cost, as well as the power losses, is significantly reduced. Considering the huge volume and weight of the existing DCCBs for dc grids, a current limiting module within a hybrid DCCB [18] , [19] may lead to an unexpected increase in volume and weight, high complexity in operation, and difficulties in maintenance. It is easier to design a separate FCL to a DCCB for industrial installation. Because the overcurrent demand for semiconductors and energy dissipation demand of metal-oxide varistor (MOV) are both related to square of the current, a reduction in fault current will significantly reduce the total investment. This is the main advantage and motivation to design the FCL. In addition, the two independent devices may benefit industrial manufacture and maintenance. Although one disadvantage of the FCL is the slight increase in the power losses under normal condition, this can be accepted as the total investment is reduced. The requirement on the coordination between FCL and DCCB could increase complexity, but this can be solved within system design and protection setting. Considering that the investment can be decreased by using FCL, it is worth of further studying the hybrid FCL under various fault and operation conditions. This paper proposes a bidirectional hybrid FCL using fast thyristors and capacitors, and compared to the Alstom Grid's hybrid DCCB structure proposed in [17] , the technical features of the proposed FCL include the following.
1) The proposed FCL will respond to a fault earlier than DCCB; thus, the peak current of FCL will be less than using a DCCB only, and the voltage levels of these two devices are similar, so the required number of thyristors, capacitors, and surge arresters of the FCL is less than the DCCB in [17] . 2) When the companion DCCB of the proposed FCL is interrupting the fault current, the current limiting inductor in the proposed FCL is intentionally bypassed by the inductor bypass branch to accelerate the decay of the fault current, thus enabling faster operation of the DCCBs.
3) The proposed FCL can naturally reduce the total energy dissipation in the companion DCCB, and the FCL inductor bypassing operation can further reduce the energies. The rest of this paper is structured as follows. Section II presents the topology and basic current limiting process of the proposed FCL. Section III carries out the detailed theoretical analysis of the current limiting process. Section IV shows how the FCL inductor is bypassed when DCCB interrupts the currents. Section V conducts the electromagnetic transient (EMT) simulations, and Section VI concludes this paper.
II. TOPOLOGY AND BASIC PRINCIPLE OF THE PROPOSED FCL
A. Topology of the Proposed FCL Fig. 1 shows the proposed FCL, and in order to limit the dc fault currents from both directions, all the devices are connected in parallel back-to-back, which are distinguished by subscripts "a" and "b." Note that in Fig. 1 , single devices are drawn; while, in practice, a lot of devices may need to be series connected to withstand the dc voltage.
The FCL has four branches, and the detailed structure and function of these branches are introduced below. 1) CFB: It is composed of an ultrafast disconnector (UFD) and a load commutation switch (LCS), which is often used in the hybrid HVdc breakers [19] . The LCS is formed by IGBT valve T1 and diode valve D. 2) IBB: It is a thyristor valve T2, which is used for providing a bypassing path for the current, and can help to ensure reliable opening of the UFD at zero current and zero voltage. 3) CCB: It includes the thyristor valve T3 and capacitor C.
The capacitor is used to ensure the reliable turn-off of T2, and the reverse charging of the capacitor can store partial energies and suppress the rising rate of the fault current. Note that the capacitor voltage polarity in Fig. 1 is the precharge direction of the capacitor, and the capacitor has an on-line charging capability. Currently, the precharging of the capacitor in the HVdc system can use isolated auxiliary power supply or laser energy charger, and the initial voltage polarity of the capacitors is shown in Fig. 1 . 
B. Current-Limiting Process Analysis
When the HVdc system is in normal operation, the UFD and LCS in the CFB shown in Fig. 1 are closed. Assume the FCL is located at the left side of the line, the fault current flowing through the FCL will be from left to right, then the current limiting process of the proposed FCL is as follows.
1) When the rate of rising and instantaneous value of the fault current value both exceed the preset threshold values, a turn-on signal is first sent to T2a, and the current will start to commutate to T2a immediately, then after a reasonable time delay (100 μs in this paper), a turn-off signal is sent to LCS module. When the UFD current is smaller than the residual current, the UFD is signaled to open. 2) After the UFD is fully open, a turn-on signal is sent to T3a and T4a, and T3a is turned on due to the forward-biased voltage. Then C a starts to discharge and the voltage of C a is immediately imposed across T2a, which means the voltage on T2a is reverse biased. Therefore, the anode current of T2a will quickly drop to zero and the current in the FCL will be rapidly transferred from T2a branch to C a branch. When current in T2a is zero, C a is not fully discharged, and T2a will continue to withstand reverse voltage provided by C a after a certain period of time and then turn off completely. 3) After the voltage on C a drops to zero, C a continues to be charged in reverse, and T4a is turned on due to the forward-biased voltage, and then the current limiting inductor L is inserted into the fault circuit. At this moment, the fault current starts to charge the capacitor C a , and the increased C a voltage can oppose the increase in the fault current. In addition, the C a voltage makes the T4a forward-biased and T4a is turned on as the pulse signal has already been sent to T4a. Thus, L is also inserted into the circuit to limit the current. The proposed FCL is an active device and the existing dc reactor is a passive device, which means the proposed FCL provides a flexible choice in the change of inductance and makes it easy to get a balance between system dynamic performance under steady-state and current limiting performance under fault [20] . Superconducting FCL was proposed in [8] and [9] , which, however, has more limitation in the overheating and less control flexibility comparing to the proposed thyristor-based FCL. The existing variable magnetic inductors [21] can only be used in the low voltage level, while the thyristor-based FCL can suit for various voltage levels. Comparing to other power electronics-based FCL [10] , the proposed thyristor-based FCL uses capacitor discharge and recharge to insert additional inductor, which avoid the use of MOV and result in a soft current limiting process, which will bring benefit to extend the reliability of the power electronics devices.
III. STAGE-BY-STAGE THEORETICAL ANALYSIS OF THE CURRENT LIMITING PROCESS A. Theoretical Analysis
As shown in Fig. 2 , assume the dc line is grounded at time t 0 , where L dc is a smoothing reactor, R line and L line are equivalent line impedances under lumped parameters. The converter station is modeled as a constant dc source U dc and system inner resistance R s . The results calculated with the dc source and the four-terminal bipolar HVdc grid simulation are shown in Section V. The reference directions for all the following physical variables are shown in Fig. 2 . Note that the surge arresters for the semiconductor devices in the proposed FCL are not shown for simplicity purpose, and their configurations are similar to the hybrid DCCB reported in [17] . The symbols of all the timings during the fault current limiting process are given in Table I .
At t 0 , the dc line current where the FCL is located rises. It is expressed as follows:
where I n is the rated current value of this line, and the time constant is given as
After the overcurrent is detected at time t 1 , the thyristor T2a is turned and the LCS is turned off after 100-μs time delay. During t 1 < t < t 2 , the current flows through T2a, and the ON-state resistances are sufficiently small that the dc current can still be expressed as (1) .
At t 2 , the contacts of the UFD reach the rated open distance. At the same time, T3a receives the turn-on signal and it is turned on under forward-biased voltage. Due to the turn-on of T3a, the voltage of C a is imposed across T2a, and the voltage across T2a immediately becomes reversed and the anode current of T2a decreases rapidly. Since the initial voltage polarity of capacitor C a is opposite to the direction of the dc current, the dc current is rapidly drawn to the C a branch. Therefore, the fault current is rapidly transferred from T2a to T3a and C a , and this period of time can be ignored when conducting the theoretical analysis. Then, the capacitor C a starts to discharge and the dynamic process can be described as
The initial value of u C a is U 0 ; ignoring the period of time when T2a current drops to zero, t 2 is substituted into (1) to obtain i C a (t 2 ) = i DC (t 2 ) = I 0 . By substituting the initial value into (3), we can obtain
where all the variables are defined as follows:
Although the anode current of T2a decreases to zero rapidly, it still needs to withstand the reverse voltage for a certain period of time to make sure that its blocking capability is fully recovered. Therefore, to ensure that the discharge time of C a is not too short, the time duration that u C a is greater than zero in (4) should be sufficiently long for T2a to be completely turned off. For this reason, special attentions should be paid on the design of the parameters, which will be discussed in Section III-B.
Stage 3: t 3 ≤ t < t 4 . At t 3 , u C a = 0, C a just finished discharging, and then it begins to be charged in reverse. T4a is turned on due to the positive voltage. Ignoring the dc line resistance, system resistance and ON-state voltage drop of thyristors T3a and T4a. Equation (6) 
Equation (6) can be rewritten as
The initial conditions are u C a (t 3 ) = 0 and i C a (t 3 ) = I 1 obtained from (4) and (5). Substituting them into (7) yields
During the reverse charging process of C a , its voltage u C a will increase and its current i C a will decrease gradually. Although the system voltage is larger than the capacitor voltage, the difference is becoming smaller, and thus i dc will keep rising but the rate of rising is decreasing accordingly. When the capacitor voltage is equal to the system voltage, the dc line current starts to decrease, and the voltages on the smoothing reactor and line inductance become negative. The capacitor voltage then gradually becomes higher than the system voltage. Assuming that i C a become zero at time t 4 , then the voltage of C a rises to the maximum value U C a_max at this moment. This value affects the withstand voltage requirement for the thyristor valves T2 and T3.
Stage 4: t 4 ≤ t ≤ t 5 . In order to get U C a_max , t 4 should be calculated first. We can get multiple time values by setting i C a in (8) to be zero
Since tan t is a periodic function, multiple t can be obtained from (10) , and t 4 is the smallest value which is greater than t 3 . Then U C a_max = u C a (t 4 ) can be obtained by substituting t 4 into (8) .
In the following, we will check whether T3a can be turned off successfully, which is determined by the maximum positive voltage of T2a U T2a_max and the maximum reverse voltage of T3a U T3a_max . At t 4− , the inductor voltage is equal to the voltage of C a ; at t 4 , the capacitor voltage reaches a maximum value, and the current i C a flows through T3a become zero; at t 4+ , the capacitor branch CCB is disconnected. Ignoring the dc line resistance and system resistance, the voltage on T2a and T3a is easily obtained by KVL after
Equation (11) can be further simplified as
In (12), U C a_max is smaller than zero, and its absolute value is greater than U dc . Therefore, u T3a (t 4+ ) must be smaller than zero, and the thyristor valve T3a has to withstand reverse voltage immediately after t 4 . Subsequently, T3a can be reliably turned off when the reverse voltage across it lasts for a certain period of time. Therefore, at t 4 , u T3a rises from zero to u T3a (t 4+ ), and thus, U T3a_max = u T3a (t 4+ ); u T2a changes from −U C a_max to u T2a (t 4+ ), and U T2a_max = −U C a_max .
After t 4 , the dc fault current is completely commutated to the current limiting IB. Then, i dc (t 4 ) = I 2 is obtained by substituting t 4 into (6) and (8), then i dc after t 4 is expressed as
where time constant
If the DCCBs do not operate, the dc current i dc will increase according to (13) . The insertion of the FCL inductor makes τ 2 > τ 1 , thus the rate of rising of the fault current will be noticeably decreased.
B. Parameter Design of the FCL
Based on the above analysis of the current limiting process, the design methods for the capacitance C a and the precharge voltage U 0 are discussed here.
The values of C a and U 0 have large impact on 1) the voltage of the power electronic valve groups and 2) the operational timing sequence of the FCL. The valve groups include T1a, T2a, and T3a, where T1a withstands a small voltage because it is series connected with the UFD, and the voltages on T2a and T3a have been analyzed in detail in Section III. The maximum voltage across T4a is determined by the precharge voltage of C a before it is turned on. The current limiter action time is (t 4 -t 1 ), where (t 2 -t 1 ) is the UFD action time, (t 3 -t 2 ) is the turn-off time of the thyristor T2, and both of them can be seen as constants. Therefore, only the charging duration of C a (t 4 -t 3 ) is concerned here, which is represented by t 1 . It is seen from (8) to (10) that the above two points 1) and 2) are related to C a , L, and I 1 .
For the FCL inductor L, its value can be initially determined according to the dc voltage level of the HVdc system and the requirements for the current limiting effect in the actual HVdc project. In this paper, a ±500-kV system is used, and L is selected to be 0.375 H.
For I 1 , I 1 = i C a (t 3 ) can be obtained from (4). It cannot be obtained in advance if C a is unknown, but it can be estimated. The reason is as follows: I 1 is the value of i C a when the capacitor voltage is zero. At this time, i L is still zero, and thus, I 1 is also equal to the current of the dc line i DC (t 3 ). During t 2 -t 3 , C a discharges, and since C a is within microfarad range, the capacitor discharge has little impact on the fault current, thus I 1 is mainly determined by the HVdc system parameters. Since the discharge time of C a is very short, it can be estimated by i dc (t 2 ) in (1). In the ±500-kV HVdc system, I 1 is calculated to be 15.46 kA under the following preconditions, the smoothing reactance L dc = 0.075 H, I n = 2 kA, R line = 0, L line = 0 (suppose the fault occurs at the end of the dc line), the opening time of the UFD is 2 ms, and the preset threshold value for the dc fault is 1.2 I n .
When L and I 1 are determined, the capacitance of C a can be designed. The relationship among C a , U T2a_max , and t 1 can be obtained by substituting the above parameters into (8)-(10), and the relationship is shown in Fig. 3 .
In Fig. 3(a) , the smaller C a corresponds to smaller t 1 . This means as C a decreases, the required time for charging C a becomes shorter, and the FCL inductor can be inserted into the system faster. Further, the dc current will drop faster due to C a 's rapid charge. However, the smaller the C a is, the greater the maximum voltage across T2a will be, which is shown in Fig. 3(b) . In particular, starting from 10 μF, as C a decreases, the maximum voltage of T2a increases rapidly. From 30 μF, the maximum voltage of T2a changes slowly as C a increases. As shown in Fig. 3(c) , when C a is between 10 and 30 μF, the maximum voltage of T2a is moderate and the current transfer time is relatively short. Therefore, it is recommended that the value of C a be selected between 10 and 30 μF. From (12), it is seen that U T2a_max and U T3a_max only differ by a constant; hence, only U T2a_max is discussed here. After C a is determined, U 0 can be designed. To ensure that C a always provides reverse voltage to T2a during the turn-off process, U 0 can be obtained by setting the turn-off time to a given T OFF , substituting t = t 2 +T OFF into (4) and (5), and setting u C a in (4) to zero. This section aims to find feasible control objectives for the hybrid MMCs which can interrupt the source-side current feeding to the HVdc grid, and then propose suitable control strategies to achieve the control objectives.
IV. FAST BYPASSING OF THE CURRENT LIMITING INDUCTOR
A. Fast Bypassing Process of the Inductor
The FCL is effective in decreasing the rate of rising of the fault currents, the companion DCCB which is responsible for interrupting the fault current in the faulted line will benefit from the FCL in terms of either smaller interrupting current or longer allowed interruption time.
In the following, the hybrid DCCB topology [22] from Asea Brown Boveri Ltd. is selected to work as the companion DCCB of the proposed FCL for fault current interruption. After the action of the main circuit breaker, the arrester starts to dissipate energies, and the fault current will descend immediately. However, the current limiting inductor in the fault circuit will decelerate the decay of the fault currents. In this paper, the FCL can use the thyristor valve T2 in the IBB to bypass the FCL inductor, thereby the proposed topology along with the control method can shorten the DCCB interruption time.
The overall process is described as follows. 1) Fault Current Commutation: When the overcurrent is detected, the proposed FCL and its companion DCCB start transferring the fault current at the same time: Both LCS modules are turned off, both UFDs begin to open, IGBTs in the DCCB main breaker are turned on, and T2a in the FCL is turned on, and the current path is shown in Fig. 4 (a) 2) Current Limiting: The fault current starts to charge capacitor and current on the L rises gradually. The FCL starts to limit the fault current, as shown in Fig. 4 
(b). 3) Fast Bypassing of the FCL Inductor:
When the protection system identifies the fault line, the DCCB receives the second triggering signal, the IGBTs in the DCCB main breaker are turned off, the arrester begins to consume energy, and the fault line current decreases rapidly. Then the voltage polarity of the inductor will become negative in Fig. 2 . Hence, the voltage on T2b will be forward-biased and T2b will be successfully turned on when T2b is given a turn-on signal at the same time, and the current path is shown in Fig. 5(a) . The inductor is then bypassed since the current that flows through the inductor remains unchanged, the energies are temporarily stored there. The current in T2b is determined by the dc current and there is a circulation in L and T2b. Due to the arrester energy dissipation, the dc current continues to decrease. When fault current drops to zero, the disconnector in DCCB can completely clear the faulted line.
4) Energy Transfer of Current Limiting Inductor:
Because of the stored magnetic field energy of 1/2LI 2 3 in L and a circulation between L and T2b after the interruption, it is necessary to transfer this part of energy rapidly. Specifically, after the faulty line is isolated, a turnon signal is sent to T3b. Then, similar to the current limiting principle described in Section I, the voltage on the capacitor C b first turns off T2b due to the reverse voltage, and then C b starts to be charged in reverse. The current path is shown in Fig. 5(b) . The current in L gradually decreases to zero, and the energies stored in L are completely transferred to C b . All the thyristors in the FCL will be selected according to the peak fault current across the FCL which occurs at the current limiting process. As analyzed in 3) above for fast bypassing of the FCL inductor, the fault current through the dc line was commutated to T2b gradually during the bypass process of the FCL, bypassing L does not cause any surge current. In addition, the current limit and fault current interruption take no more than 10 ms, which is within the overcurrent tolerance capability of a thyristor [23] . No overheat is expected. Thus, the selection of the thyristor specifications according to the peak fault current is sufficient to ensure safe operation of the FCL.
B. Approximate Calculation of Reduced DCCB Energy Dissipation Due to the Inductor Bypassing
It is assumed that the IGBTs in the main breaker of the faulted line DCCB are turned off at t 5 , then the arrester starts to consume energy, and the dc current drops to zero at t 6 . The time period t 5 -t 6 is recorded as the interruption time t 2 . To calculate t 2 , the energy dissipation of the arrester can be simplified by assuming that the arrester voltage is always held at its clamping voltage. The clamping voltage can be expressed as kU movn , in which U movn is the arrester rated voltage and k is a constant.
In t 2 , ignoring the energy dissipation of the resistor, the energy conservation equation is as follows:
where L e is the sum of the inductance in the fault circuit. The KVL equation of the circuit is given as
I 3 = i dc (t 5 ) can be obtained from (13) by setting t = t 5 . Then, i dc can be solved by substituting the initial value of I 3 into (16)
By substituting (17) into (15), after integration and simplification, the ultimate equation can be expressed as
where γ = kU movn − U dc . Equation (18) can be solved as
When the arrester starts to consume energy, T2b is turned on and the FCL inductor is bypassed, then L e1 = L dc + L line . If no action is taken and the inductor still exists in the circuit, then L e2 = L dc + L line . From (19) , it can be seen that the reduction of L e can reduce the interruption time t 2 .
Referring back to (15) , the reduction of t 2 causes the first term on the left side to decrease, which means the source side energy that needs to be dissipated decreases. The reduction of L e causes the second term on the left side to decrease, which means the magnetic field energy is temporarily stored by L and does not need to be dissipated by the DCCB. By combing (15) , (17), (19) and letting L e2 and L e1 to be L e , respectively, the reduced energy dissipation of the DCCB due to bypassing the FCL inductor can be obtained
where U dc /γ is a positive number, hence it can be seen that the reduced DCCB energy dissipation is considerable.
V. MODEL VALIDATIONS
A. Theoretical Verification of FCL Operation Characteristics
The theoretical calculation and simulation results are compared in a single-ended equivalent system to verify the correctness of the theoretical analysis, the rationality of the parameter design, the current limiting effect, and the effect of bypassing the FCL inductor. The schematic of the simulation system is the same as that shown in Fig. 2 . Rated dc voltage U dc = ±500 kV, rated dc current I n = 2 kA, equivalent internal resistance of the ac source Rs = 1 , smoothing reactance L dc = 0.075 H, R line = 0.5 , L line = 0.041 H, the time for the UFD contacts to reach the rated open distance is 2 ms, and the turnoff time for the fast thyristor is 50 μs. According to the theoretical analysis, the designed capacitance C a = C b = 15 μF, the initial value of the capacitor voltage U 0 = 50 kV, and FCL inductance L = 0.375 H. The arrester rated voltage U movn = 500 kV, and k is taken as 1.96.
The single pole-to-ground fault shown in Fig. 2 is initiated at time t = 0.3. The FCL and DCCB start current transfer when an overcurrent of 20% is detected, and all the switches and power electronics operate in the timing sequence described previously. The simulation results of the dc current, the CCB and IB current of the FCL, voltage across C a , and the stress of each switching device in the current limiting and disconnecting processes are shown by the solid line in Fig. 6 , the waveforms drawn from theoretical expressions are shown by the dotted line in Fig. 6 .
In Fig. 6 , the theoretical calculation and simulation waveforms match very well, which can prove the correctness of the theoretical analysis. The slight error in i L and i dc during t 3 -t 4 is due to the fact that the small line resistance and system resistance are ignored in (6) . However, if the resistance is taken into consideration, the analytical formulas will be more complicated. After t 4 , the error of i L is derived from the cumulative calculation error from t 3 to t 4 , and the error of i dc is derived from the difference between the simplified characteristics and the actual characteristics of arresters. For the enlarged part of time period t 2 -t 3 : Fig. 6(d) shows that u C a is reduced from 50 kV to 0 during this period, which is the discharge process of C a . Fig. 6(e) shows that u T2a is always less than 0 during this period of time. The reverse voltage time on the thyristors is determined by capacitance, Fig. 7 . Proposed FCL effect compared with free discharge fault current. precharge voltage, and fault current, in this simulation case, reverse voltage provided by the precharge capacitor is 65 us and it is enough for thyristors' reliable turning off. This further proves the rationality of the parameter design methods of U 0 and C a .
Focusing on the verification of the current limiting effect, when the DCCB is not operating, waveforms are plotted according to the expressions in Section III-A and they are shown in Fig. 7 for two cases which are with the FCL and without the FCL.
It can be seen that the FCL reduces the dc fault current, the rate of rising of the fault current decreases after the FCL inductor is fully inserted, and the fault current at 5 ms after the fault is reduced by 75.4%.
To verify the current limiting inductor bypassing effect, for two cases where inductor is bypassed or not in the DCCB interruption process. The comparison of dc current and energy dissipation in the DCCB is shown in Fig. 8 .
The interruption time is shortened by 4.30 ms as shown inFig. 8(a). Substituting the parameters into (19) , the interruption time t 2 is 1.33 ms with the inductor bypassed, and t 2 is 5.64 ms with the inductor remaining inserted, which is reduced by 4.31 ms and is relatively close to 4.30 ms. In Fig. 8(b) , the energy dissipated by the DCCB is reduced by 11.47 MJ, which is pretty close to the energy E save is 11.65 MJ calculated from (20) . The error mainly comes from assuming that the surge arrester voltage remains unchanged. In addition, in order to demonstrate the rationality of the inductor energy transfer process, the simulation results are shown in Fig. 9 .
It can be seen from the enlarged part of Fig. 9 that T2b can withstand the reverse voltage of a period after the current has dropped to zero. As u C b gradually increases, i L and i C b gradually drop to zero, and the energy in the inductor is completely transferred to the capacitor C b . Fig. 10 is a schematic of a ±500-kV four-terminal HVdc grid. The converter station has a bipolar structure. The overhead lines adopt the frequency-dependent model in power system computer aided design. The rated dc current between the MMC1 and MMC4 station is 2 kA, and the FCL parameters are the same as in Section V-A. At t = 1 s, a positive poleto-ground fault occurs at the midpoint point of the Line 14.
B. Verification in a Bipolar Four-Terminal HVDC Grid
When a fault is detected, the FCL is triggered using a lower threshold value, and it takes a longer time for the DCCB to operate due to a higher threshold and discriminative relaying protection. When a DCCB senses an occurrence of a fault, it takes more time to judge if the fault is within the protection zone of the DCCB before operating the DCCB. Thus, it is not possible to operate a DCCB earlier. However, an FCL can operate immediately after sensing the occurrence of a fault without considering selectivity. The fault current is limited to a much smaller value when the DCCB start to operate, thus only a small capacity of DCCB is needed. Although the operation of the FCL could affect fault current profile, which, in turn, influences the fault detection and discrimination of the DCCB, proper protection settings can be designed to avoid inaccurate operation of the DCCB. When the FCL is triggered by a short disturbance, DCCB is triggered by protection system. The FCL will be restored to normal operation by reclosing its CFB. The energy storage in the inductor can be absorbed through energy transfer process in Section IV. Fig. 11 shows the simulation results of all the branch currents when the FCL and DCCB at the dc bus of MMC1 operate and the current limiting inductor is bypassed during the DCCB interruption. The overall trend is the same as in Section V-A. The main reason for the difference in value and current ripple is that the R-L lumped parameters used in the theoretical analysis may not accurately reproduce the frequency characteristics of the actual transmission line [24] , [25] . Another reason is the discharge and coupling of the capacitances of the converter submodules in the HVdc grid.
In order to verify current limiting and inductor bypassing effects of the proposed FCL, three scenarios are compared; in the first scenario, the FCL does not act, only the DCCB operates; And, in the second scenario, FCL acts but the current limiting inductor is not bypassed during the DCCB interruption. In the third scenario, FCL acts and bypassed during the DCCB interruption. Respectively shows the comparison of the dc fault current, DCCB voltage, and DCCB energy dissipation in the above three cases. Fig. 12(a) shows that due to the current limiting, the fault current is reduced by 62.1% within 5 ms after the fault. The bypassing of current limiting inductor accelerates the interruption process of the DCCBs. If the FCL inductor is not bypassed, although the fault current is reduced, the larger inductor will prevent fault current decrease, and the interruption time will increase. Fig. 11(b) shows that the peak voltages of DCCBs are almost identical, this is due to the overvoltage of DCCB is mainly determined by the threshold dc voltage value of the MOV, which is the same in all three cases. In the case when the FCL inductor is bypassed, the interruption time is the shortest and the voltage drop process is the fastest. It can be seen from Fig. 12(c) that, although the interruption time is slightly increased in the case when the inductor is not bypassed, the energy dissipation is still reduced because the fault current is significantly reduced. Since the current limiting and bypassing of the inductor reduce the interruption time and the fault current, the total energy dissipation is reduced by 82.8%, which reduces the requirements for the DCCB arrester to a large extent.
VI. CONCLUSION
This paper proposes a hybrid FCL and investigates its operating principle, parameter design, and the FCL inductor bypassing during interruption of DCCBs.
The thyristors to be help turned off through the precharged capacitor, and the current limiting inductor can be inserted with simple logic. Capacitor charging and the insertion of the FCL inductor can effectively suppress the rising of the fault current. The FCL and its control logics are applied on a four-terminal bipolar MMC-HVdc grid. After 5 ms of the fault, the fault line current is reduced by 62.1%.
During the process of DCCB interruption, the FCL inductor is intentionally bypassed, which can shorten the interruption time, and further reduce the total amount of energies to be dissipated in the DCCBs. The energy dissipation is reduced by 82.8% in this paper.
